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The steady-state phase noise performances of an 
absolute value type and a squaring loop type of early-late 
gate S¢-PCM signal bit synchronizers are developed using 
the Fokker-Planck method. The results are compared on the 
basis of the performance of two configurations with equal 
loop bandwidth at each input signal-to-noise ratio R . The 
s 
probabilities of bit-detection error of the two configura-
tions are compared. These comparisons are made as a 
function of Rs. The absolute value type of early-late 
gate S¢-PCM signal bit synchronizater yiel~s better per-
formance than that of the squaring loop type of early-late 
gate s¢-PCM signal bit synchronizer at every value of Rs. 
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I. INTRODUCTION 
A bit synchronizer is a device employed to derive 
the timing information for the associated bit detection 
1 
Several element to reconstruct the transmitted digital data. 
kinds of data-derived bit synchronization systems are 
available in the literature2 ' 3 ' 6 ' 8 . Already receiving 
wide attention is the early-late-gate-integration type of 
bit synchronizer. A general form of the early-late-gate-
integration type of bit synchronizer is shown in Figure 1. 
As shown in Figure 1, the early-late-gate-integration 
type of bit synchronizer consists of a bit synchronization 
portion and a bit detection portion. The bit synchronization 
portion is essentially a phase-locked loop circuit which 
consists of a phase detector, a loop filter and a voltage-
controlled oscillator (VCO). The bit detection portion 
consists of a detection device and decision logic. For 
the phase detector there are various possible circuit 
topologies available1 , as shown in Figure 2. Of these, 
two circuits are studied in this paper; namely, the 
absolute value type (Figure 2c) and squaring loop type 
(Figure 2b) . In this study, the bit synchronizers con-
sidered will be called the absolute value type of early-
late-gate-integration type of bit synchronizer (AVBS) 
and squaring loop type of early-late-gate-integration type 
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Figure 2. Bit Synchronizer Phase Detector Topologies: 
3 
(a) Limiter Approximation; (b) Analog Multiplier; 
(c) Absolute Value. 
4 
The input signal considered here is of a split-
phase pulse-code modulation (S~-PCM) type. This type of 
waveform is analyzed because of its desirable bandwidth 
requirements and transition density characteristics. The 
detection of a S~-PCM signal in the presence of noise 
requires precise timing synchronization for use in the 
bit detection circuitry. Due to the unique characteristic 
of the transition in the mid-bit of the S~-PCM signal, 
mid-bit detection is employed and the symmetrical gate 
length of the early-gate and late-gate is used. Because 
of the symmetry of the two gates, DC drifts due to temper-
ature will tend to cancel in the subtracter. Two modes of 
gate length are investigated; one is one-fourth of a bit 
interval and the other is one-eighth of a bit interval. 
The bit synchronization portion constructs an error 
signal from the transition in the mid-bit of the received 
s~-PCM signal; a phase-locked tracking loop then provides 
a timing estimate for use in the bit detection elements. 
This tracking process defines the temporal position of a 
bit within the received serial S~-PCM signal. By specifying 
the statistics of the error signal, the loop S-curve g(A) 
and the spectrum of additive noise S(~~A), an equivalent 
phase-locked loop can be formed. By this equivalent phase-
locked loop, the mean square phase noise a~ of the bit 
synchronizer can be obtained via Fokker-Planck techniques. 
5 
The resulting mean square phase noise a~ will be compared 
between the two types of bit synchronizer under investigation. 
The bit detection portion extracts the timing infor-
mation from the bit synchronization portion. The received 
input S~-PCM signal and additive noise are passed through 
a split-phase to non-return-to-zero (S¢-NRZ) converter 
and then a matched filter. The output of the matched 
filter is compared to a threshold within the decision 
device to give outputs of the reconstructed digital data. 
The probabilities of error for the two bit synchronizers 
are calculated under various signal-to-noise ratio (SNR) • 
Finally, the comparison of the two bit synchronizers is 
made. 
6 
II. REVIEW OF THE LITERATURE 
Extensive research has been conducted in the field 
of data-derived bit synchronization telemetry communication 
systems. The analysis of the early-late-gate-integration 
type of bit synchronizer has received wide attention. 
The more recent studies of data-derived bit synchroni-
zation system include the work of Wintz and Luecke 2 . An 
optimum synchronizer and a subsequent sub-optimum synchro-
nizer are developed. Their suboptimal synchronization 
realization is formed by a cascade of a low-pass filter, 
a square-law nonlinearity, and a bandpass filter centered 
at the bit rate. A significant result of this study 
indicated that the square pulse which is commonly used in 
signaling does not perform as well as either the half-
sine or raised-cosine pulses. Using these modified pulse 
shapes, near optimum performance can be achieved by the 
sub-optimum system. 
Digital-data tracking loop performance has been 
analyzed theoretically by several authors. Lindsey and 
3 Tausworthe analyze the steady-state phase-noise performance 
of this loop. An error signal, formed by the product of 
the in-phase and mid-phase channels, is used to drive the 
loop to synchronize. The loop S-curve g(A) and the spectrum 
of additive noise about the origin S(O,O) are found as 
functions of the normalized phase error within the tracking 
loop. These curves permit use of an equivalent data~ 
7 
transition tracking loop model. Lindsey and Tausworthe 
determine these nonlinearities analytically, and then 
apply the Fokker-Planckequation to find the mean square 
phase noise in the tracking loop as a function of input 
signal-to-noise ratio. Lindsey and Tausworthe also mention 
that an improvement in mean square phase noise can be 
accomplished by integrating in the mid-phase channel only 
over a portion of the symbol time. . 4 1 S1mon ana yzes the 
digital-data tracking loop performance without the assump-
tions made by Lindsey and Tausworthe 3 , thus yielding a more 
exact result. The performances of the full integration 
length and one-half integration length in mid-phase channel 
over the symbol time is investigated. The two solutions 
for mean square phase noise about any lock point as a 
function of signal-to-noise ratio R are compared. As the 
s 
symbol rate increases and bandwidth decreases at fixed R 
s 
the differences between the two answers becomes increasingly 
smaller. However, for the low-data-rate communication, 
the discrepancy between the results might be significant. 
A digital-data tracking-loop of bit synchronizer is 
mechanized by Lindsey and Anderson 5 • The tracking loop 
is developed to have an adaptive loop bandwidth dependent 
upon whether it is in acquisition or tracking mode. 
Performance of the squaring loop type of early-late-
gate-integration bit synchronizer has been investigated 
by Stiffler6 and Layland7 • Stiffler investigates the 
8 
subsequent effects upon performance with the signal shape 
and the type of feedback signal used within the loop varied. 
Both raised-cosine and rectangular pulses as the input 
signal shapes are tested 1 and the loop feedback signals are 
either sampling pulses or sinusoids. By using the phase 
error variance as a performance criterion 1 Stiffler con-
eludes that the overall synchronizer performance is dependent 
upon both parameter variations and the specific combination 
of elements used. From the probabilistic transitions of 
7 the data signal derived 1 Layland finds out that the error 
signal from the squaring loop depends only upon the relative 
positions of the transition time and the estimation time. 
It does not depend upon the sign of the data transition. 
Using the first-order linear bit tracking loop 1 the mean-
square phase noise is derived as a function of input signal-
to-noise ratio. Employing the effective signal-to-noise 
ratio at the output of the data correlator 1 Layland finds 
that if this effective signal-to-noise ratio is only 
slightly degraded by the timing jitter, the increase in 
error probability due to timing jitter will also be slight. 
The steady-state phase noise performance of an absolute 
value type of an early-late gate bit synchronizer was 
investigated by Simon8 . The loop S-curve and spectral 
density of the equivalent noise versus signal-to-noise 
ratio characteristics are specified. Using the equivalent 
phase-locked loop model, the mean square phase noise is 
9 
computed as a function of input signal-to-noise ratio for 
various values of bandwidth-symbol time product by applying 
the Fokker-Planck equation. The results are compared with 
the performance of digital-data transition tracking type 
and squaring loop type of early-late gate bit synchronizers 
on the basis of either 1) equal equivalent SNR in the 
loop bandwidth in the linear region, or 2) equal loop 
bandwidth at each input signal-to-noise ratio R • 
s 
These 
comparisons are made as a function of R . 
s 
Simon concludes 
that, in both cases, the absolute value type of early-late 
gate bit synchronizer yields the best performance in the 
sense of minimum phase noise at every value of R . 
s 
The performance of a noncoherent frequency-shift-
keyed system utilizing split-phase waveforms under con-
ditions of noisy synchronizing signal is investigated by 
Glenn and Lieberman9 . The split-phase waveform is converted 
to return-to-zero format in order to extract synchronization 
information. The root-mean-squared VCO phase jitter is 
derived as a function of SNR. In order to have optimum 
detection, the split-phase waveform is converted to non-
return-to-zero form so as to be match filtered. The 
probability of error is calculated as a function of SNR and 
timing error. 
10 McBride and Sage develop an optimum maximum-a-
posteriori(MAP) estimation algorithm to provide timing 
estimation for data-derived digital bit synchronization 
systems. Use of the Karhunen-Loeveexpansion permits 
analytical investigation of the synchronization problem, 
finding the MAP estimate of phase error e. Several sub-
optimal synchronizers are proposed. 
10 
11 
III. SYSTEM DESCRIPTION 
A. Bit Synchronization Portion 
Functional diagrams of the absolute value type bit 
synchronizer (AVBS) and squaringloop type bit synchronizer 
(SLBS) are given in Figure 3 and Figure 4, respectively. 
The operation of these loops is given as follows: 
The input y(t) is passed through two parallel channels 
which are triggered by a timing generator according to an 
error signal formed from the difference of the channel 
outputs. Furthermore, the two channels are held at a 
fixed phase relationship with one another by the timing 
generator. These two channels can be referred to as the 
early channel and the late channel by the use of early 
integral and late integral, respectively. Each integral 
is taken over fraction of full bit interval, ~, which will 
be one-fourth and one-eighth of full bit interval. The 
two integrals are nonoverlapping symmetrical with the early 
integral starting ~T early, and the late integral ~T late. 
In fact, the output of the late channel Jk should be 
delayed by an amount T before subtracting the appropriate 
Ik. Actually, this delay has negligible effect on the 
noise analysis of the loop operation when WLT>>l, where WL 
is the two-sided loop bandwidth11 . In this study the delay 
factor for the late channel is neglected. Synchronization 
in the loop is described in the following. 
.. 
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The input 50-PCM signal is a random pulse train, 
representing the data symbol, i.e., 
s(t) = ~ [dnp(t- nT- e(t)) - dnp(t -(n + ~)T- e(t))] 
n (l) 
where 1 for 0 < t ~ T/2, 
p(t) = 
0 for all other t, 
T = the symbol period, 
dn = the symbol amplitude, which takes on the 
values ±A with equal probability, 
and e{t) = the random epoch to be estimated. 
The input additive noise process n(t) is assumed to be 
white Gaussian with a two-sided spectral density N0 /2. 
The early integral filter and the late integral filter are, 
in principle, matched filters to the input. The outputs of 
the early integral and the late integral are sampled 
periodically every T seconds. As for the AVBS case, the 
outputs of the early integral and the late integral y 2 
k 
are passed through hard limiters and then multiplied by 
the y 1 and y 2 , respectively. The outputs of the two 
k k 
channels Ik and Jk are thus obtained. As for the SLBS case, 
the outputs of the early integral y 1 and the late integral 
k 
y 2 are passed through square-law devices to give the 
k 
channel outputs Ik and Jk, respectively. An error signal 
15 
ek is obtained by Ik - Jk. The error signal ek is 
accumulated for an interval NT and then digitally filtered 
by the loop filter with the resulting output being used to 
control the instantaneous frequency (phase) of the timing 
generator. An estimate, ~(t), of the input random epoch 
is thus formed and the phase difference A - (£ - ~)/T is 
used to drive the loop. For the AVBS case, examples of the 
appropriate waveforms in the absence of noise in the early 
channel and the late channel for a typical input sequence 
are illustrated by Figure 5 and Figure 6. Figure 5 is 
for the case of perfect synchronization, i.e., A= 0, and 
Figure 6 is for the case of synchronization error, A f 0. 
B. Bit Detection Portion 
The bit detection configuration is shown in Figure 3 
and Figure 4 for the AVBS and SLBS, respectively. For the 
two types of bit synchronizer under investigation, the 
bit detection segments are the same. 
The input y(t) is first converted from a split-phase 
waveform to a non-return-to-zero waveform. This conversion 
is made possible by using the timing information from the 
bit synchronization portion to form the switching pulses. 
The non-return-to-zero waveforms are then matched filtered 
and sampled every T seconds. The sampling pulses are 
taken from the bit synchronization portion. The sampled 
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Figure 5. Loop Waveforms (Ideal Integrate and Dump) 
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Figure 6. Loop Waveforms (Ideal Integrate and Dump) 
Imperfect Synchronization, for AVBS Conf;Lguration. 
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binary outputs. Examples of the appropriate waveforms in 
the absence of noise at various points in the bit detector 
for a typical input sequence are illustrated by Figure 7. 
Figure 7a is for the case of perfect synchronization, 
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IV. SYSTEM ANALYSIS 
A. LoopS-curve g(A) and Spectrum of Additive Noise S(w,A) 
The symbol tracker can be represented by an equivalent 
phase-locked loop whose steady-state performance can be 
found by applying the Fokker-Planck equation. The assump-
tions under which such a representation is valid are given 
by Simon8 and will be given below. 
Developing the above-mentioned equivalent phase-locked 
loop relies on finding 1) the average loopS-curve g(A) 
as a function of the normalized phase error A = (E - E)/T, 
and 2) the two-sided spectral density about the origin, 
S(w,A), of the equivalent additive noise, nA (t) at the 
output of the loop nonlinearity g(A). Once these quantities 
are determined the equivalent phase-locked loop may be 
represented as shown in Figure 8. 
The approach taken in finding g(A) and S(w,A) follows 
that of Lindsey and Tausworthe 3 . The assumptions that must 
be imposed on the system are as follows: 
(1) The perturbations of the actual transition times 
about their nominal values are essentially con-
stant over a large number of symbol intervals. 
(2) The estimates of these perturbations are 
essentially constant over a large number of symbol 
intervals. This will be true if the response of 
the equivalent phase-locked loop is very slow 
with respect to a symbol interval, i.e., WLT<<l. 
t: 
T 
nA ~ S (w,lt) 
-· 
g (A) F(s) 
Kvco 
--s 




It follows from (1) and (2) that the loop can be 
analyzed as a con,tinuous loop, and that the statistics of 
the random variable ek can be determined assuming 
A = (E - E)/T to be fixed. In effect, then this is to 
consider many records of the discrete random variable ek 
at fixed A and call the average value of this ensemble 
g(A), and its spectrum S(W,A}. The actual spectrum S(W) 
of the additive noise is then obtained by averaging S(W,A) 
over the distribution of, P(A), which is to be found; 
i.e. , 
S(w) = f!:J. S(W,A)P(A) dA 
-!:J. 
(2) 
With reference to Figure 3 and Figure 4, the preceding 
statements can be' expressed mathematically as follows: 
y 1 (kT) = yl = ck + vk k 
(3) 
where 
r + l)T 2 ck = + .!. s (t) dt, (k - !:J.)T 2 
r+ l)T 2 \)k = 1 n (t) dt. (k + 2 - !:J.)T 




(k + 1 + D.)T 2 





n(t) dt • 
In the above, D. is the integration window length, having 
a length of 1/4 and 1/8 of a bit interval. 
Since the early integral and the late integral are 
22 
symmetrically nonoverlapped, vk and ~k are statistically 
independent Gaussian random variables, each with zero mean 
and variance, 
= cr 2 = N D.T/2 
~ 0 
The error signal ek can be found as 
( 5) 
ek = Ik - Jk (6) 
The loop S-curve g(A) is defined as 
(7) 
where E represents the conditional expectation of A both 
n,s 
with respect to the noise and signal (symbol sequence). 
The spectrum of the additive noise, nA, S(w,A) is 
defined by 
= p{R(m,A)} if the error signal process is stationary (8) 
23 
The symbol F denotes the discrete Fourier transform, i.e., 
00 
S(w,\) = L: R(m,\}cos mT ( 9) 
m=-oo 
Equation (8) can be rewritten as 
S (w, \) = F{E (ekek+ I\) - g 2 {\)} n,s m (10) 
With the assumptions and definitions made above the 
evaluation of g(\) and S(w,\) for the two types of bit 
synchronizer under investigation can be made as shown below. 
(1) Absolute Value Type Bit Synchronizer 
With reference to Figure 3, the error signal ek is 
(11) 








= l/2{6erf(6R )2- (6- 2\)erf[(6- 2\) 
s 
It can also be shown that g{\) is an odd function of \. 
(12) 
Figure 9 and Figure 11 illustrate the normalized nonline-
arity gn(\) 1 defined above, as a function of Rs for 6 = 1/4 
24 
and ~ = 1/8 cases, respectively. The limiting curve 
(Rs + oo) is also indicated by dashed lines. 
The computation of S(w,A) is done in Appendix B. 
Since R(m,A) has nonzero value only at m = 0, the spectrum 
consists of a constant component only. S(w,A) can be 
represented by S(O,A). The result is 
where 
h (A) 
S ( 0, A) 
= h (A) N liT 
0 
[erf(~R )~] 2 }+ (~ -2A) 2 R 1 + ~R {1 s {1 = - ~ s s 
R 1 2 l 2 [erf((~- 2A)"Cs)2)] }-- {[exp(-~R )] 
u. TI S 
(~- 2A) 2 R 2 4R 1 1 [ ( s)] }- (--s)2 {~erf(~R )2 · + exp - ~ TI ~ s 
R 1 
exp(-~Rs) + (~ -2A) erf[(~- 2A) (~s)2] 
exp(-
(~- 2A) 2 R 
---:-~---s) } A < ~-
Figure 10 and Figure 12 illustrate the spectrum S(O,A) 
(13) 
(14) 
versus normalized phase error for various values of R for 
s 
~ = 1/4 and ~ = 1/8 cases, respectively 
25 
.125 
"'- R = 00 
"'-s 









0 .05 .10 .15 .20 .25 
Figure 9. Loop Nonlinearity Versus Normalized Phase Error 
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Figure 10. Variation of Equivalent Noise Spectrum with 
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Figure 11. Loop Nonlinearity Versus Normalized Phase Error, 
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A 
Figure 12. Variation of Equivalent Noise Spectrum With 
Normalized Phase Error,~= 1/8, for AVBS 
Configuration.. 
(2) Squaring Loop Type Bit Synchronizer 
With reference to Figure 4, the error signal ek is 
The evaluation of g(A) is done in Appendix A, with 
the result 
g (A) 
gn(A) = (AT)2 
In this case g(A) 
4 (L'IA - A 2 ) I A < L'l. 
is independent of R • 
s 




shown the g(A) is an odd function of A. Figure 13 and 15 
illustrate the normalized nonlinearity g (A), defined above 
n 
for L'l = 1/4 and L'l = 1/8 cases, respectively. 
The computation of S(w,A) is done in Appendix B. 
Since R(m,A) has nonzero value only at m = 0, the spectrum 
consists of a constant component only. S(w,A) can be 
represented by S(O,A). The result is 
S(O,A) 
(N L'IT) 2 
0 
= h(A) = 1 + 46 R + 8AR ( ~ - 1), A < L'l. 
s s L1 
Figure 14 and Figure 16 illustrate the spectrum S(O,A) 
versus normalized phase error for various values of R 
s 
for L'l = 1/4 and L'l = 1/8, respectively. 
( 17) 
.075.-----------------------------------------------
Figure 13. Loop Nonlinearity vs. Normalized Phase Error, 
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Figure 14. Variation of Equivalent Noise Spectrum With 
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Figure 15. Loop Nonlinearity Versus Normalized Phase Error, 
~ = 1/8, for SLBS Configuration. 
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Variation of Equivalent Noise Spectrum with 
Normalized Phase Error,~= 1/8, for SLBS 
Configuration. 
B. Mean Square Phase Noise 0~ and Probability Density 
Function of Normalized Phase Error A 
30 
The stochastic differential equation2 which describes 
the loop illustrated in Figure 8 is 
~ = -KVCO F (p) [gA) + nA (t)] (18) 
where 
p = differential operator d/dt. 
In writing the above equation, zero static timing 
error was assumed. This is consistent with the previous 
assumption that s(t) ~ 0. 
From Equation (18), the probability distribution of 
A, P(A,t), can be found. When the P(A,t) is obtained the 
mean square phase noise o~(t) can be calculated. 
is a white Gaussian process, then the solution for P(A,t) 
can be found via the Fokker-Planck method. Herein lies the 
necessity of imposing the Gaussian constraint on nA (t) . 
The manner in which the method is applied is described 
in the following. In this study, only the first order 
case (i.e., F(p) = K) will be investigated. p 
It can be reasoned12 that under the above constraints, 
the solution to Equation (18), A(t), is a first order 
Markov process whose probability density function satisfies 
a diffusion equation13 , namely 
31 
aP(A,t) 
at = - v . w (19) 
where in the one dimensional case 
w = w 
0 ( 2 0) 
B are defined by conditional expectations, i.e. 
0 
A (A It) = 
0 0 lim f:.t-+0 
~~ E {~t + ~t) -A {t) I 
A (t) ( 21) 
B0 (A 0 ,t) = lim t:.! E{[A(t + f:.t)] - A(t)] 2 1 } 
f:.t-+0 A (t) = A 
0 
(22) 
From Equation (19), the diffusion (or Fokker-Planck) 
equation describes a flow of probability in phase space. 
Equation (19) can be rewritten as 
ap a 1 a 2 
at+ aA [AOP] - 2 aA2 [BOP]. (23) 
Of particular interest, is the case where P(t..,t) converges 
with time to a stationary probability density function 
independent of the initial condition. This stationary 
probability density function may be used to evaluate long-
term statistical parameters of the response. In this case 




1 im P ( A , t) = P ( A ) , 
t+oo S 
(24) 
from Equation (23) the stationary equation is 
d 1 d 2 dA [AoP s (A.) ] = 2 -___.,.-2 [B p ( A) ] 
dA o s 
( 2 5) 
All that remains is to determine the quantities A and B • 
0 0 
From the definitions in Equations (21) and (22) and the 
defining loop equation (18), 
The solution to Equation (25) is of the form 
dB (y) 
2A (y) - -..,.od __ 
0 y 
where c 1 is chosen such that 
·/':.. j P (A) dA = 1 
-/':.. s 
dy 
The mean square phase noise, 2 aA, is then given by 





Following the procedure given above, the mean square 
phase noise, a~, of two bit synchronizers under consideration 
can be evaluated as follows: 
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(1) Absolute Value Type Bit Synchronizer 
Equation (28) when put in terms of the system parameters 
yields 
P (A) = 
s 
where 
exp [- r: 
1 
W T ' L 
4R I;; K 
~!!._9_ gn (y) + h • (y) 
h{y) dy], A<~ 
2AKVCOK K p g 
2 
Kg= the slope of the normalized S-curve, gn(A) 
at A = 0 
1 
K = erf(6R )2,, for 6 = 1/4 and 1/8. g s 
c1 is chosen such that 
2 f ~o Ps(A) dA = 1 
The prime superscript denotes differentiation • 
If S(O,A) is approximated by S(O,O), then Equation 




where h(O) from Equation (14) can be found as 
R 1 
-4 <.rr~) [flerf (6R5 )T exp (-fiRs)] (34) 
The integral JA. g (A) dA. with g (A.) defined in Equation (12) 
0 n n 
can be evaluated in closed form and is done in Appendix C 
with the result 
J: gn (A) dA. = 
(6 
erf( 







- 2A.)R 2 




4) erf (fiRs) 2+ 
(6 - 2A.)2 ) . + 4 
.fl2(fl- 2A.) exp(-f~R ) + ~ • exp( -
s 4 (TI R ) 2 




,A. .2. fl. 
c1 can be solved numerically using Romberg's Method of 
numerical integration. 
The mean square phase noise, o~, is then given by 
(35) 
(36) 
Equation (36) can be solved numerically using Romberg's 
Method of numerical integration. Figure 17 and Figure 
18 show a~ versus Rs by neglecting the variation of the 
noise spectrum with phase error 1 at s = 10 and 50 for 
s 
6 = l/4 and 6 = l/8 cases, respectively. 
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By evaluating Equation (33) and Equation (36) several 
results are observed, namely: 
a. For small R s , the distribution P (A) becomes 
s s s 
uniform in the interval (-6, 6). In fact 
lim 2 l for 6 l/4 a A = 48 R -+0 
s 
lim 2 l for 6 l/8 a A 192 = R -+0 
s 
b. For large Rsss' Ps(A) approaches a zero mean 
distribution of the form 
4R s A 2 
P s (A) = C 1 exp (- ~ 6 s ) , A < 6. 
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Figure 17. A Comparison of the Phase Noise Performance of 
AVBS and SLBS Configurations for I::J. = 1/4 (Same 









s = 10 s 
10- 5 ~----~----~~~~~~~------~--~--~~~~~~ 





Figure 18. A Comparison of the Phase Noise Performance of 
AVBS and SLBS Configurations for ~ = 1/8 
(Same Loop Bandwidth) • 
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c. For other values of R s the distribution of A is 
s s 
in continuous transition between the two limiting 
cases of a. and b. Figure 19 illustrates this 
transitional behavior as R varies at fixed 
s 
ss = 10 for ~ = 1/4. 
2. Squaring Loop Type Bit Synchronizer 
Equation (28) when put in terms of the system parameters 
yields 
where 
+ hI (y) 




h (A) dy] , A < ~ 
1 
WLT 
w = L 
( 41) 
2 ( 4 2) 
Kg= the slope of the normalized S-curve, gn(A) at A= 0 
K = 1, for ~ = 1/4, K = 1/2 for ~ = 1/8 g g 
c 1 is chosen such that 
2 J~ p (A) dA = 1 
0 s 
The prime superscript denotes differentiation 
If S(O,A) 1s approximated by S(O,O), then Equation 
(41) reduces to 
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Figure 19. Probability Distribution of Normalized Phase Error 




where h(O) from Equation (17) can be found as 
h ( 0) 1 + 46 R 
s 
40 
( 4 3) 
(44) 
The integral J: gn(A) dA with gn(A) in Equation (16) 
can be evaluated with the result 
g (A) Ad 
n 
= 26A2 - 4 A3, 3 A < 6 
c1 can be solved numerically using Romberg's method of 
numerical integration. 
The mean square phase noise, 2 oA, is then given by 
Equation (46) can be solved numerically using Romberg's 
( 4 5) 
(46) 
method of numerical integration .. Figure 17 and Figure 18 
show o~ versus Rs by neglecting the variation of the noise 
spectrum with phase error, at ~ = 10 and 50 for 6 = 1/4 
s 
and 6 = l/8 cases, respectively. 
By evaluating Equation (43) and Equation (46) several 
results are observed, namelyi 
41 
a. For small Rsss' the distribution Ps(A) becomes 
uniform in the interval (-6,6). In fact 
lim o 2 = 1 
R -+O A 48 
, for 6 1/4 (47) 
b. 
s 




192 , for 6 = 1/8 
For large Rsss' Ps(A) approaches a zero mean 
Gaussian distribution. 
( 4 8) 
c. For other values of R s the distribution of A is 
s s 
in continuous transition between the two limiting 
cases of a. and b. Figure 20 illustrates this 
transitional behavior as R varies at s = 10 
s s 
for 6 = 1/4. 
C. Probability of Bit-Detection Error 
As mentioned previously, the bit detection portion 
is common to both bit synchronizers under investigation. 
It is now necessary to investigate the effects of phase 
error on the output SNR due to extracted timing information 
from bit synchronization portion. With reference to 
Figure 7b, the switching effects on s¢ to NRZ conversion 
can be found. When there are two successive l's orO's, 
there will be two notches per information pulse, one near 










.05 .10 .15 .20 .25 
A 
Probability Distribution of Normalized Phase 
Error for SLBS Configuration, ·~ = 10 and ~ = 1/4. 
s 
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1 and 0, there will be one notch near the center of the 
information bit. The results are essentially the same 
for negative or late timing errors. With reference to 
Figure 7b, the combined effects of the switching and sampling 
errors due to imperfect early timing can be seen. Assuming 
the integrator starts to build up early by AT. During this 
build-up process, a notch occurs due to switching, causing 
the integrator to reverse the direction of integration. 
At the end of the notch, the integrator starts to integrate 
positively. The switching notch at the end of the infor-
mation causes the integrator to again reverse direction 
until it is finally dumped. The amplitude for this first 
integrator output is A(l - 4A). 
The four errors occur as follows. One error due to 
early integration; two errors due to the integrator 
reversal in the middle of the information bit; and one 
error due to the integrator reversal at the end of the 
information bit. 
On the second pulse, the integrator starts early 
again. There is a reversal of the integrator in the middle 
due to a switching error. The switching error at the end 
of this second information bit produces an elongation 
rather than a notch. Since the sampling pulse is early, 
the integrator continues its negative build-up until it 
is dumped. This additional build-up cancels one of the 
44 
timing errors. Therefore, the resulting amplitude factor 
is (1 - 2A) • It follows that when there is a polarity 
reversal at the end of the previous information bit, 
there are two timing errors. This is true for either late 
or early timing errors. 
From the above investigation, an expression for the 
signal-to-noise ratio corresponding to any sampling pulse 
for equal 1 and 0 probabilities can be obtained 
1- 4IAI) 2R; with probability 1/2, 
s 
2 1- 2IAI) Rs; with probability 1/2. (49) 
With the effects of phase error on the output SNR due 
to extracted timing information obtained, the probability 
of error P(EIA), conditional on knowing A, can be found 
as follows. 
1 . 1 
p ( E I A) = 2 p ( z .::.. IPI A, c) + 2 p ( z > IP I A , D) , A ..::. /:; (50) 
where C refers to successive l's or O's, and D refers to 
successive 1- 0 reversals. From Equation (49). 
P(z > IPIA,C) = P(z > < 1- 4IAI> ~IA,C) s 
[_ 1 2 ~ erfc( -z dz ( 1- 4IAI> v'Rs), = e = rn 
4: A I) IRS 
A < 6. (51) 
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where erfc(z) is the complementary error function. 
Similarly 
l P(z.:: IPIA,D) = 2 erfc((l- 2IAI) IRs)' A< 6. (52) 
Applying Equations (51) and (52) to Equation ~0), 
P(EIA) = ~ erfc((l- 4IAI) IRs) + }erfc((l- 2IAI) IRs) 
(53) 
The probability of bit-detection error P(E) is 
= ~ It, {P (A) 
-6 s 
[erfc((l- 4IAI) ~) 
s 
+ erfc((l- 2IAI) ~)]} dA 
s (54) 
where P (A) is defined in Equation (33) for AVBS case and 
s 
in Equation (43) for SLBS case. 
Evaluation of Equation (54) requires numerical 
integration. The results versus various R for AVBS case 
s 
and SLBS case are plotted in Figure 21 and Figure 22 at 
s = 10 and 50 for 6 = l/4 and 6 = l/8, respectively. 
s 












Figure 21. A Comparison of the Probability of Bit-Detection 
Error of AVBS and SLBS Configurations for ~ = 1/4. 
p ( E:) 
__ P (E:) FOR 
AVBS 




Figure 22. A Comparison of the Probability of Bit-Detection 
Error of AVBS and SLBS Configurations for 6 = 1/8. 
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V. RESULTS AND CONCLUSIONS 
The analysis of the two bit synchronizer configurations 
began by evaluating the loop nonlinearity, g(A), and the 
spectrum of additive noise, S(w,A). An equivalent phase-
locked loop was formed by employing these two quantities. 
By applying the Fokker-Planck technique, the probability 
distributions of the normalized phase error and the mean 
2 
square noise, oA, of the two bit synchronizer configuration 
for 6 = 1/4 and 6 = 1/8 modes were evaluated. Finally 
the probability of bit-detection errors were evaluated. 
It was found that, while the phase jitter was less 
than one-eighth of a bit interval, both bit synchronizer 
configurations in the 6 = 1/8 mode offered a 6 dB and a 
3 dB phase noise advantage over those in the 6 = 1/4 
mode for R s small and R ~ large cases, respectively. As 
s s s s 
for the comparison of the mean square phase errors on the 
basis of equal loop bandwidth between two bit synchronizer 
configurations, the following was found. 
a. When R s was small, the mean square phase error 
s s 
of the AVBS configuration and the SLBS configura-
tion were equal for both 6 = 1/4 and 6 = 1/8 
modes. 
b. When R ~ was large, the AVBS configuration offered 
s s 
a .66 dB and a .79 dB phase noise advantage over 
the SLBS configuration for 6 = 1/4 and 6 = 1/8 
modes, respectively. 
c. For other values of R ~ , the comparisons were 
s s 
made in Figure 17 and Figure 18 for ~ = 1/4 
and ~ = 1/8 modes, respectively. It was found 
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that the phase noise in these regions of the AVBS 
configuration were always smaller than that of 
the SLBS configuration. 
The comparison of the overall performance for the two 
modes or the two bit synchronizer configurations could be 
made by comparing the probability of bit-detection errors 
of the systems. It was found that, while the phase jitter 
was less than one-eighth of a bit interval, both bit 
synchronizer configurations in the ~ = 1/8 mode offered a 
.37 dB and a 10.9 dB advantage over the~ • 1/4 mode for 
R ~ small and R ~ large cases, respectively. The corn-
s s s s 
parison between two bit synchronizer configurations for 
two modes was found as follows. 
a. When Rs~s was small, the probability of bit-
detection errors of the AVBS configuration and 
the SLBS configuration were equal for both ~ = 1/4 
and ~ = 1/8 modes. 
b. When R ~ was large, the probability of bit-
s s 
detection error of the AVBS configuration offered 
a .3dB and a .25 dB advantage over the SLBS 
configuration for ~ = 1/4 and ~ = 1/8 modes 
respectively. 
c. For other values of R s , the comparisons were 
s s 
made in Figure 21 and Figure 22 for ~ = l/4 
and ~ ~ l/8 modes, respectively. It was found 
that the probability of bit-detection errors in 
these regions of the AVBS configuration were 
50 
always smaller than that of the SLBS configuration. 
From the comparisons made above, it can be concluded 
that the performance of the AVBS configuration is better 
than that of the SLBS configuration. 
VI. FUTURE AREAS OF INVESTIGATION 
1. Mean-square phase jitter and probability of bit-
detection error for higher-order systems (i.e., 
higher-order filters) 
2. Mean time to first slip or equivalently mean frequency 
of skipped cycles for first and higher order systems 
51 
3. Experimental varification or digital computer simulation 
of the above results 
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APPENDIX A 
Evaluation of the Loop Nonlinearity g(A) 
(1) Absolute Value Type Early-Late-Gate-Integration Type 
of Bit Synchronizer 
To evaluate g(A) defined by Equation (7) of the main 










En {sgn(c + y)} = erf( c 
/20 y 
erf z 2 J: -t2 dt = e fi 
2 
{y sgn(c + y)} = I27IT (J exp(- _c_) y 2 (J2 
y 





/2crv k /2cr ]J 
2 b2 
+v'2/n cr{exp( ck ) - exp ( _k_)} - -





It now remains to average En {ek} over the signal 
distribution. From 
r (k + J... - A)T 2 
ck = s ( t) dt 
1 J (k + 2 - 6 -A) T 
+ 
1 2 '""" A) T 
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= 
! (k dk P(t- kT- E:(t)) dt = L'-Tdk 
bk 
= 






+ ti A)T 2 -
s ( t) 
l 




1 L'-)T 2 -
1 (k + 2 + 6 - A)T 
(k + .!_) T 2 
dt 
- kT - E:(t)) dt 
dk p(t- (k + ~)T- E:(t)) dt 
(A-1.4) 
where d. is again the ith input symbol, taking on values 
l 
+A with equal probability. Substituting (A-1.4) in (A-1.3), 
and averaging over all possible equally likely outcomes of 
thesymbol dk,it results 
+ 16/nR 
s 
[exp(-6R ) - exp(-
s 
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2A) erf [ (6 - 2A) IR /l>] 
s 
(6 - 2A) 2 R 
s 6 ]},A<6. (A-1.5) 
(2) Squaring Loop Type Early-Late-Gate-Integration Type 
of Bit Synchronizer 
To evaluate g(A) define Equation (7) of the main text, 
and considering first the average with respect to the noise. 
= 2 - b2 
ck k 
It now remains to average En {ek} over the signal 
distributions; Substituting (A-1.4) in (A-2.1), and 
(A-2. 1) 
averaging over all possible equally likely outcomes of the 





, A < 6. (A-2.2) 
APPENDIX B 
Evaluation of the Loop Spectrum, S(w,A.) 
(1) Absolute Value Type Early-Late-Gate-Integration Type 
of Bit Synchronizer 
To evaluate S(w,A.) defined by Equation (10) of the 
main text, the first term is given below 
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(B-1.1) 
When m :f 0 
vk, vk+m' ~k' ~k+m are all mutually statistically independent 
ck and ck+m are mutually statistically independent for all 
k and m 
bk and bk+m are mutually statistically independent for all 
k and m 
ck and bk+m are mutually statistically independent for all 
k and m 
bk and ck+m are mutually statistically independent for all 
k and m 
ck and bk are mutually statistically independent for all k 
so ek and ek+m are mutually statistically independent random 
variables. 
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Equation (B-1.1} yields 
E {ekek+ lA} = E {e lA} E {ek+ {A}= g 2 (A} n,s m n,s k n,s m (B-1. 2} 
s(m,A} = 0 form~ 0 (B-1.3} 
When m = 0, Equation (B-1.1) reduces to 
2 
En,s{ekek+miA} = En,s{ekiA} 
2 2 2 2 









E. {x sgn(c + y) sgn(b + x)} 
n 
= erf(---c-) 12/n 
12a y 




= 12/n 0 exp(- c ) 
12a y 2a2 
X y 
E {xy sgn(c + y) sgn(b + x) } 
n 
2 b2 






By considering first the average with respect to the 
noise, and using the results from Equations (B-1.5) -
$-1.10), it yields 
2 2 b2 + 2o 2 2ckbk 
ck bk 
E {ek} = ck + - erf {--) erf {--) n k 12a 12a 2 b2 
8o 2 ck 
exp(- exp(- ~) --- -) TI 2o 2 2o 2 
ck b2 
- 2cko 12/TI erf (--) exp(- ~) 
/2o 2o 2 
bk 
2 
12/TI exp(- ck (B-1.11) - 2bko erf (--) -:::---2) 12a 20 
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It now remains to average En {e~} over the signal 
distribution. With ck and bk defined in (A-1.4), and 
substituting it in (B-1.11) and averaging over all equally 
likely outcomes of the symbol dk, it results 
En,s{e~jA} = 
N flT 1 + flR s + - 2(fl - 2A)R erf(~). s s 
0 
erf { (fl - 2 A) /R") 
IF. s 
{fl - 2A) 2 
- 2 IR jn erf{~) exp(- fl R ) 
s s s 
-2 {fl- 2 A) 1R" erf((fl- 2 A) ~) exp(- flR) 
lfln s IF. s s 
,A < fl. {B-1.12) 
Then 
= h (A) 
S(O,A) 
= N fiT 
0 
1 + flR 
s 
{ 1 - [erf {v't:R)] 2 } + (fl - 2A) 2 R { 1 -
s fl s 
1 2 
n { [ exp ( -fl Rs) ] 
+ [exp{ (fl - 2A) 2 2} {Aerf{~) fl Rs) ] - 2 /Rs/TI fl u ~ s 
exp(-flR) + (fl- 2A) erf((fl- 2A) IR /fl)' 
s s 
2 
exp(- (fl - 2A) 
fl 
(B-1.13) 
when A. = 0 
h (0) = 1 + 2R 
s 
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- 4 (R /rr !1 { !1erf ( /KR) exp ( -f1R ) } 
s s s 
(B-1.14) 
(2) Squaring Loop Type Early-Late-Gate-Integration Type 
of Bit Synchronizer 
To evaluate S(w,A.) defined by Equation (10) of the 
main text, the first term is given below 
2 2 2 2 (ck+m + 2ck+mvk+m + vk+m- bk+m- 2bk+m~k+m- ~k+mjA.} 
(B-2. l) 
When m ~ 0, ek and ek+m are mutually statistically 
independent random variables. Equation (B-2.1) yields 
E {ekek+ lA.} = E {ekiA.} {E ek+ lA.} = g 2 (A.) n,s m n,s n,s m (B-2.2) 
Then 
S(w,A.) = 0 form~ 0 (B-2.3) 
When m = 0, Equation (B-2.1) reduces to 
2 
E {ek!A.} n,s 
2 3 4 2 2 4 4b ,, 11 + 4bk,lk + vk - 2vk~k + ~k 
- kvk~""k I"" (B-2. 4) 
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but 
3 E {b3x} . 2 . 2 E {c y} = = E {c bx} = E {cb y} = 0 (B-2.5) n n n n 
En{c 2 y2} 2 2 = c cry (B-2.6) 
En{b2x2} = b2cr2 (B-2.7) y 
E {c 2 yx} 2 E {cbyx} = E. {b yx} = = 0 (B-2.8) n n n 
En{cy3} E · {bx3 } 2 . 2 = = E {cyx } = En{by x} = 0 (B-2.9) n n 
E {y2x2} 2 2 (B-2.10) = cr cr. 
n y X 
E { 4} = 3cr-4 (B-2.11) n y y 
E {x4} 3cr 4 (B-2.12) n X 
By considering first the average with respect to the 
noise, and using the results from Equation (B-2.5) to 
Equation (B-2.12), it yields 
{ 21'} 4 2 2b2 b4 4 2 2 4bk2~2 + 4~4 En ek A = ck - ck k + k + ckcr + v v (B-2.13) 
2 It now remains to average En{ek} over the signal 
distribution. With ck and bk defined in (A-1.4), and 
substituting it in Equation{B-2.13) and averaging over 
all equally likely outcomes of the symbol dk, it results 
. 21 E {ek :\} 
n,s 




= 1 + [26 + 2(6 - 2~) ]R 
6 s 
4 
+ [6 2 - 2(6- 2:\) 2 + (6 - :\) ]R 2 
62 s 
h (A) = S(O,A.) = 
N 6T) 2 
0 
F R(O,A.) 
(N 6T) 2 
0 
2 
= 1 + 46R5 + 8 ~ R5 - 8:\R5 ,A. ~ ~-
when A. = 0 








Evaluation of I: gn{y) dy 
gn (y) dy = I: 1 (6 - 2y) ~ {~erf(~) - (~ - 2y)erf( 5 ) 2 s ~ 
+.v'~j'TTR 
. s 
(~ - 2y) 2 R 
[exp(-~R5 ) - exp(- ~ 5 )]} dy 
' ;>.. < ~ (C-1) 
6erf(v'~R5 ) dy = ~;>..erf(v'~R5 ) (C-2} 
(~ -2y} I"R (~ - 2;>..) 2 R {~- 2y)erf( ~ s) dy =- 4~s {[ 6 s- ~]. 
(~- 2;>..)/"R (~- 2;>..)~ 
erf( 5 )+ s exp(-
I7S v'n ~ 
-(6R - 1 } erf(~} - v'~R /n exp(-~R )} 
s 2 s s s 
Note· 
erf z dz 







(Ll - 2y) 2R5 A (Ll - 2)..) IR 
u • [erf( 5 ) exp(- Ll )dy = 
- 4R5 I7S 
- erf (v' LlR5 )] (C-5) 
Combining (C-2), (C-3), (C-4), and (C-5) and simplfying 
gn(y) dy 
Ll (Ll- 2>..)2 (Ll- 2>..)~ 
+ [ + ] • erf ( 5 ) 8R5 4 I7S 
(Ll - 2>..) 2R 
+ /7S(t.- 2 A) exp(- Ll 5 )}, A< fl. 
4 v'7i1f""" 







Evaluation of cr~ for Large Value R ~ 
1\ s s 
First evaluating c1 , from Equation (29) and Equation 
(39) of the main text 
1 




when R ~ + oo 
s s 
+ 
(D-1) 
(D-2) 
(D-3) 
(D-4) 
